

106 37844

identifier having the value $b \times c \times Z$, where b and c are as defined above and where Z is the number of elements in each Z -vector and where \times represent a multiplication operation.

Please replace the paragraph beginning at page 13, line 14, with the following rewritten paragraph:

At the receiver side, the direct mapping between data bits and transmission units is conformed for demodulation. We assume that soft-outputs from the decoder have the same ordering as the binary code word structure, e.g., as shown in array 600. The soft values includes, however, K bits corresponding to a coded bit. Each of $*K$ bits may be stored in a different one of D arrays where D is a positive integer. In most cases, $*K$ is an integer multiple of D . An exemplary memory 700 has three-bit soft values for each bit, each identified by the same code bit identifier. Those three bits might be in one memory location; or those three bits are in three different memory location 701, 702, 703, as shown in 700. With this structure, it is clear that the same interleaving circuit 600 can be used to access soft values for a transmission unit for demodulation.

RR
2/26/07
6 Please replace the paragraph beginning at page 13, line 21, with the following rewritten paragraph:

~~Many of the~~ The above described ~~method methods~~ and method steps can be implemented using machine executable instructions, such as software, included in a machine readable medium such as a memory device, e.g., RAM, floppy disk, etc.

BEST AVAILABLE COPY

10637844

BEST AVAILABLE COPY

is clear that the same type of interleaving apparatus used in a transmitter can also be used in a receiver to access soft values corresponding to a transmission unit for purposes of demodulation.

Please replace the paragraph beginning at page 10, line 30, with the following rewritten paragraph:

~~Coded bits are stored in memory configured as $Z \times n$ or equivalently, we view the binary codeword as n Z -vectors, each vector including Z bits. The Z used in vector LDPC codes is a multiple of P , the number of bits associated with a transmitted symbol. For assumed QPSK modulation where $Z=2$, we have $S=2P$. We further select the number of columns to be a multiple of M , the number of information transmission symbols in a transmission unit, i.e. $n=aM$. An interleaving method of the invention determines the location of the Z bits associated with each symbol in each transmission unit. Clearly, the memory location corresponds to a Z -vector identifier and the offset value bit index inside the Z -vector. The present invention orders coded data as follows: The j th dwell (where j is from 0 to $Z \times a - 1$) will contain Z bits in the Z ~~bit~~ vector identified by $k = a/M + \lfloor j/(Z/P) \rfloor \cdot \lfloor j/S \rfloor + a \cdot i$ with bit index offset value $2 \cdot (j \bmod Z/P)$, where i is from 0 to $M-1$. In such a case, the address used to retrieve the data bits can be easily generated algebraically, without the use of memory for this purpose.~~

2/26/07 23

Please replace the paragraph beginning at page 11, line 11, with the following rewritten paragraph: